#### **DISCRETE EVENT MODELS**

1. What Is a Discrete Event Model?

2. Discrete Event Simulation

3. Efficiency of Discrete Event Simulation

4. Potential Ambiguities in Discrete Event Simulation

#### **Discrete Event Models**

• The system is a collection of processes that respond to events.

• Each event carries a time-stamp indicating the time at which the event occurs.

- **Time-stamps are totally ordered.**
- A Discrete Event (DE) simulator maintains a global event queue sorted by the time-stamps. The simulator also keeps a single global time.









The discrete event model has been mainly used for system simulation.

- Several languages have been developed for system modeling based on the discrete event model. Most well known:
  - VHDL, Verilog (both used for hardware modeling), (SystemC)
- Efficient way to simulate distributed systems.

In general, efficient for large systems with autonomous components, with relatively large idle times. Systems with non-regular, possibly long times between different activities.

Why is this the case?

Because DE simulation will only consider the particular times when a change in the system (an event) occurs. This is opposed to, for example, cycle-based models, where *all clock-ticks* are considered.

**Event driven models are primarily employed for simulation.** 

- **Functional verification**
- **Performance evaluation**

- **Both synthesis and formal verification are very complex with DE models.** 
  - The classical trade-off between expressive power and the possibility of formal reasoning and efficient synthesis.









At time 10 Process A executes













**B** executes







**B** executes



**C** executes





**B** executes



**C** executes



## **Delta Delay/Delta Cycles**

A zero delay event will be registered at a time which is infinitesimally delayed relative to the current time.

A *delta delay* will be introduced on the event  $\Rightarrow$  the new event will be consumed in the following simulation cycle and not the current one.











At time 10 Process A executes



**S2** 

0

<u>S1</u>

5

**S2** 

0

Initial values



**Processes B and C are ready to execute** 

















**C** executes

